Page 54 - slides.dvi

•
•
•
•
•
Operating
For
Two
Most
levels
(even
64
Systems
Solution
level
—
bit
Multilevel
–
some
modern
(usually
Paging
32
split
4,
paging
Page
bit
–
or
page
systems
architectures
page
even
a
can
table
Tables
machines
5).
the
0
N
n
into
have
Base Register
L1 Address
page
support
two-level
>
2
several
L2 Address
very
L1 Page Table
table
P1
paging
levels,
large
0
N
n
sub-parts
P2
e.g.
scheme
(2 32 ,
is
Leaf PTE
Virtual Address
x86
L2 Page Table
2 64 )
Offset
not
PAE
address
mode).
sufficient:
spaces.
need

further

50